

50MHz, Zero-Crossover, Low-Distortion, High CMRR, RRI/O, Single-Supply Operational Amplifier

1 FEATURES

- **Qualified for Automotive Applications**
- **AEC-Q100 Qualified with the Grade 1**
- **GAIN BANDWIDTH: 50MHz**
- **Zero-Crossover Distortion Topology: CMRR: 96 dB (TYP)**
- **Rail-to-Rail Input and Output**
- **Low Noise: 4.4µVpp at 0.1Hz ~10Hz**
- **Slew Rate: 40V/µs**
- **Fast Settling: 270ns to 0.01%**
- **Precision:**
Low Offset: ±35µV (TYP)
Low Input Bias Current: 10pA (TYP)
- **SUPPLY RANGE: +2.2V to +5.5V**
- **SPECIFIED UP TO +125°C**
- **Micro SIZE PACKAGES: SOT23-5, SOP8**

2 APPLICATIONS

- **Signal Conditioning**
- **Data Acquisition**
- **Process Control**
- **Active Filters**
- **Test Equipment**
- **Audio**
- **Wideband Amplifiers**

3 DESCRIPTIONS

The RS870X-Q1 zero-crossover series, rail-to-rail, high performance, CMOS operational amplifiers are optimized for very low voltage, single-supply applications. Rail-to-rail input or output, low-noise (4.4uVpp) and high-speed operation (50MHz Gain Bandwidth) make these devices ideal for driving sampling analog-to-digital converters (ADCs). Applications include audio, signal conditioning, and sensor amplification. The RS870X-Q1 family of op amps are also well-suited for cell phone power amplifier control loops.

Special features include an excellent common-mode rejection ratio (CMRR), no input stage crossover distortion, high input impedance, and rail-to-rail input and output swing. The input common-mode range includes both the negative and positive supplies.

The devices are ideal for sensor interfaces, active filters and portable applications. The RS870X-Q1 families of operational amplifiers are specified at the full temperature range of -40°C to +125°C under single or dual power supplies of 2.2V to 5.5V.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS8701-Q1	SOT23-5	2.92mm×1.62mm
RS8702-Q1	SOP8	4.90mm×3.90mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 REVISION HISTORY	3
5 PACKAGE/ORDERING INFORMATION ⁽¹⁾	4
6 PIN CONFIGURATION AND FUNCTIONS (TOP VIEW)	5
7 SPECIFICATIONS	7
7.1 Absolute Maximum Ratings	7
7.2 ESD Ratings	7
7.3 Recommended Operating Conditions.....	7
7.4 ELECTRICAL CHARACTERISTICS	8
7.5 TYPICAL CHARACTERISTICS	10
8 APPLICATION AND IMPLEMENTATION	13
8.1 Application Information	13
8.1.1 Basic Amplifier Configurations	13
8.2 Typical Application.....	14
8.2.1 Design Requirements.....	14
8.2.2 Detailed Design Procedure.....	14
8.2.3 Application Curve	14
9 SYSTEM EXAMPLES	15
9.1 Driving an Analog-to-Digital Converter	15
10 LAYOUT	16
10.1 Layout Guidelines	16
10.2 Layout Example	17
11 PACKAGE OUTLINE DIMENSIONS	18
12 TAPE AND REEL INFORMATION	20

4 REVISION HISTORY

Note: Page numbers for previous revisions may differ from page numbers in the current version.

Version	Change Date	Change Item
A.1	2024/05/07	Initial version completed


5 PACKAGE/ORDERING INFORMATION ⁽¹⁾

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	Lead finish/Ball material ⁽²⁾	MSL Peak Temp ⁽³⁾	PACKAGE MARKING ⁽⁴⁾	PACKAGE OPTION
RS870X -Q1	RS8701XF -Q1	-40°C ~125°C	SOT23-5	NIPDAUAG	MSL1-260°- Unlimited	8701	Tape and Reel,3000
	RS8702XK -Q1	-40°C ~125°C	SOP8	Plating Sn	MSL1-260°- Unlimited	RS8702	Tape and Reel,4000

NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) Lead finish/Ball material. Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (3) MSL Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

6 PIN CONFIGURATION AND FUNCTIONS (TOP VIEW)




Pin Description

NAME	PIN		I/O ⁽¹⁾	DESCRIPTION
	RS8701-Q1			
	SOT23-5			
-IN	4	I	Negative (inverting) input	
+IN	3	I	Positive (noninverting) input	
OUT	1	O	Output	
V-	2	-	Negative (lowest) power supply	
V+	5	-	Positive (highest) power supply	

(1) I = Input, O = Output.

PIN CONFIGURATION AND FUNCTIONS (TOP VIEW)



Pin Description

NAME	PIN		I/O ⁽¹⁾	DESCRIPTION
	RS8702-Q1			
	SOP8			
-INA	2	I	Inverting input, channel A	
+INA	3	I	Noninverting input, channel A	
-INB	6	I	Inverting input, channel B	
+INB	5	I	Noninverting input, channel B	
OUTA	1	O	Output, channel A	
OUTB	7	O	Output, channel B	
V-	4	-	Negative (lowest) power supply	
V+	8	-	Positive (highest) power supply	

(1) I = Input, O = Output.

7 SPECIFICATIONS

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Voltage	Supply, $V_S=(V+) - (V-)$		5.5	V
	Signal input pin ⁽²⁾	(V-)-0.5	(V+)+0.5	
Current	Signal input pin ⁽²⁾	-10	10	mA
	Output short-circuit ⁽³⁾	Continuous		
θ_{JA}	Package thermal impedance ⁽⁴⁾	SOT23-5	230	°C/W
		SOP8	110	
Temperature	Operating range, T_A	-40	125	°C
	Junction, T_J ⁽⁵⁾	-40	150	
	Storage, T_{stg}	-65	150	

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10mA or less.

(3) Short-circuit to ground, one amplifier per package.

(4) The package thermal impedance is calculated in accordance with JESD-51.

(5) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

7.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-Body Model (HBM), per AEC Q100-002 ⁽¹⁾	±4000
		Charged-Device Model (CDM), per AEC Q100-011	±1500
		Latch-Up (LU), per AEC Q100-004	±200
			mA

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
Supply voltage, $V_S=(V+) - (V-)$	Single-supply	2.2		5.5	V
Operating range, T_A		-40		125	°C

7.4 ELECTRICAL CHARACTERISTICS

(At $T_A = +25^\circ\text{C}$, $V_S=2.2\text{V}$ to 5.5V , $V_{CM}=V_S/2$, $V_{OUT}=0\text{V}$ and $R_L = 10\text{k}\Omega$ connected to 0V , FULL⁽⁹⁾= -40°C ~ $+125^\circ\text{C}$, unless otherwise noted.)⁽¹⁾

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
POWER SUPPLY							
Operating Voltage Range	V_S		FULL	2.2		5.5	V
Quiescent Current Per Amplifier	I_Q	$V_S=5\text{V}$, $I_{OUT}=0\text{mA}$	25 $^\circ\text{C}$		7.6	10	mA
			FULL			12	
INPUT CHARACTERISTICS							
Input Offset Voltage	V_{OS}	$V_{CM}=V_S/2$	25 $^\circ\text{C}$	-200	± 35	200	μV
Input Offset Voltage Average Drift	$V_{OS} T_C$		FULL		1.5		$\mu\text{V}/^\circ\text{C}$
Power-Supply Rejection Ratio	PSRR	$V_S=2.2\text{V}$ to 5.5V	25 $^\circ\text{C}$	90	100		dB
			FULL	80			
Channel separation, DC			25 $^\circ\text{C}$		0.2		$\mu\text{V}/\text{V}$
Input Bias Current ⁽⁴⁾⁽⁵⁾	I_B		25 $^\circ\text{C}$		10	50	pA
			FULL		500		pA
Input Offset Current ⁽⁴⁾	I_{OS}		25 $^\circ\text{C}$		10	50	pA
			FULL		500		pA
Common-Mode Voltage Range	V_{CM}		FULL	(V-)		(V+)+0.1	V
Common-Mode Rejection Ratio	CMRR	$V_S=5.5\text{V}$, (V-) $<V_{CM}<$ (V+)	25 $^\circ\text{C}$	84	96		dB
			FULL	83			
Open-Loop Voltage Gain	A_{OL}	$V_S=5\text{V}$, $R_L=10\text{k}\Omega$, $V_O=(V-)+0.15\text{V}$ to (V+)-0.15V	25 $^\circ\text{C}$	101	120		dB
			FULL	90			
NOISE PERFORMANCE							
Input Voltage Noise	e_{n-p-p}	$f=0.1\text{Hz}$ to 10Hz	25 $^\circ\text{C}$		4.4		μV_{PP}
Input Voltage Noise Density ⁽⁴⁾	e_n	$f=100\text{kHz}$	25 $^\circ\text{C}$		4		$\text{nV}/\sqrt{\text{Hz}}$
DYNAMIC PERFORMANCE							
Slew Rate ⁽⁸⁾	SR	$G=+1$	25 $^\circ\text{C}$		40		$\text{V}/\mu\text{s}$
Gain-Bandwidth Product	GBP	$V_{IN}=50\text{mV}_{P-P}$	25 $^\circ\text{C}$		50		MHz
Phase Margin ⁽⁴⁾	ϕ_O	$V_{OUT}=100\text{mV}_{P-P}$, $C_L=70\text{pF}$	25 $^\circ\text{C}$		60		$^\circ$
Settling Time,0.01%	t_s	$V_S=5\text{V}$, $V_{PP}=4\text{V}$, $G=+1$, $C_L=100\text{PF}$	25 $^\circ\text{C}$		270		ns
Overload Recovery Time	t_{OR}	$V_{IN} \times G \geq V_S$	25 $^\circ\text{C}$		54		ns
Total Harmonic Distortion + Noise	THD+N	$V_S=5\text{V}$, $R_L=600\Omega$, $V_O=4\text{V}_{PP}$, $G=1$, $f=1\text{kHz}$	25 $^\circ\text{C}$		0.0008%		
OUTPUT CHARACTERISTICS							
Output Voltage Swing from Rail	V_{OH}	$V_S=5\text{V}$, $R_L=10\text{K}\Omega$	25 $^\circ\text{C}$		10	20	mV
			FULL			30	
	V_{OL}		25 $^\circ\text{C}$		20	30	
			FULL			40	
Output Source Current ⁽⁶⁾⁽⁷⁾	I_{SOURCE}	$V_S=5\text{V}$	25 $^\circ\text{C}$		180		mA
Output Sink Current ⁽⁶⁾⁽⁷⁾	I_{SINK}				150		
Open-loop output impedance		$f=1\text{MHz}$, $I_O=0\text{mA}$	25 $^\circ\text{C}$		30		Ω

NOTE:

- (1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.
- (4) This parameter is ensured by design and/or characterization and is not tested in production.
- (5) Positive current corresponds to current flowing into the device.
- (6) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $PD = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.
- (7) Short circuit test is a momentary test.
- (8) Number specified is the slower of positive and negative slew rates.
- (9) Specified by characterization only.

7.5 TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At $T_A = +25^\circ\text{C}$, $V_S = 5\text{V}$, unless otherwise noted.




Figure 1. Quiescent Current vs Supply Voltage




Figure 2. Quiescent Current vs Temperature




Figure 3. Input Offset Voltage vs Temperature




Figure 4. 0.1Hz to 10Hz Input Voltage Noise




Figure 5. Supply Voltage vs Output Current




Figure 6. Input Offset Voltage vs Input Common Mode Voltage

TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.
 At $T_A = +25^\circ\text{C}$, $V_S = 5\text{V}$, unless otherwise noted.




Figure 7. Input Offset Voltage vs Supply Voltage




Figure 8. Common-Mode Rejection Ratio vs Temperature




Figure 9. Power-Supply Rejection Ratio vs Temperature




Figure 10. Open-Loop Voltage Gain vs Temperature




Figure 11. Small-Signal Step Response




Figure 12. Large-Signal Step Response

TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At $T_A = +25^{\circ}\text{C}$, $V_S = 5\text{V}$, unless otherwise noted.




Figure 13. Open-Loop Gain and Phase vs Frequency

8 APPLICATION AND IMPLEMENTATION

Information in the following applications sections is not part of the Runic component specification, and Runic does not warrant its accuracy or completeness. Runic's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Basic Amplifier Configurations

As with other single-supply op amps, the RS870X-Q1 may be operated with either a single supply or dual supplies. A typical dual-supply connection is shown in Figure 14, which is accompanied by a single-supply connection. The RS870X-Q1 is configured as a basic inverting amplifier with a gain of -10 V/V. The dual-supply connection has an output voltage centered on zero, while the single-supply connection has an output centered on the common-mode voltage V_{CM} . For the circuit shown, this voltage is 1.5 V, but may be any value within the common-mode input voltage range.




Figure 14. Basic Circuit Connections

Figure 15 shows a single-supply, electret microphone application where V_{CM} is provided by a resistive divider. The divider also provides the bias voltage for the electret element.




Figure 15. Microphone Preamplifier

8.2 Typical Application

Low-pass filters are commonly employed in signal processing applications to reduce noise and prevent aliasing. The RS870X-Q1 is ideally suited to construct high-speed, high-precision active filters. Figure 16 illustrates a second-order low-pass filter commonly encountered in signal processing applications.




Figure 16. Second-Order Low-Pass Filter

8.2.1 Design Requirements

Use the following parameters for this design example:

- Gain = 5 V/V (inverting gain)
- Low-pass cutoff frequency = 25 kHz
- Second-order Chebyshev filter response with 3-dB gain peaking in the passband

8.2.2 Detailed Design Procedure

The infinite-gain multiple-feedback circuit for a low-pass network function is shown in Figure 16. Use Equation 1 to calculate the voltage transfer function.

$$\frac{\text{Output}}{\text{Input}}(s) = \frac{-1/R_1 R_3 C_2 C_5}{s^2 + (s/C_2)(1/R_1 + 1/R_3 + 1/R_4) + 1/R_3 R_4 C_2 C_5} \quad (1)$$

This circuit produces a signal inversion. For this circuit the gain at DC and the low-pass frequency can be calculated by Equation 2:

$$\begin{aligned} \text{Gain} &= \frac{R_4}{R_1} \\ f_c &= \frac{1}{2\pi} \sqrt{(1/R_3 R_4 C_2 C_5)} \end{aligned} \quad (2)$$

8.2.3 Application Curve





Figure 17. RS870X-Q1 Second-Order 25 kHz, Chebyshev, Low-Pass Filter

9 SYSTEM EXAMPLES

9.1 Driving an Analog-to-Digital Converter

Very wide common-mode input range, rail-to-rail input and output voltage capability, and high speed make the RS870X-Q1 an ideal driver for modern ADCs. Also, because it is free of the input offset transition characteristics inherent to some rail-to-rail CMOS op amps, the RS870X-Q1 provides low THD and excellent linearity throughout the input voltage swing range.

Figure 18 shows the RS870X-Q1 driving an ADS8326, 16-bit, 250-kSPS converter. The amplifier is connected as a unity-gain, noninverting buffer and has an output swing to 0 V, making it directly compatible with the ADC minus full-scale input level. The 0V level is achieved by powering the RS870X-Q1 V⁻ pin with a small negative voltage established by the diode forward voltage drop. A small, signal-switching diode or Schottky diode provides a suitable negative supply voltage of -0.3 V to -0.7 V. The supply rail-to-rail is equal to V⁺, plus the small negative voltage.



(1) Suggested value; may require adjustment based on specific application.

(2) Single-supply applications lose a small number of ADC codes near ground due to op amp output swing limitation. If a negative power supply is available, this simple circuit creates a -0.3-V supply to allow output swing to true ground potential.

Figure 18. Driving the ADS8326

10 LAYOUT

10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and operational amplifier itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1 μ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
 - The RS870X-Q1 is capable of high-output current (in excess of 150 mA). Applications with low impedance loads or capacitive loads with fast transient signals demand large currents from the power supplies. Larger bypass capacitors such as 1 μ F solid tantalum capacitors may improve dynamic performance in these applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in Figure 20, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

10.2 Layout Example




Figure 19. Schematic Representation






Figure 20. Layout Recommendation



NOTE: Layout Recommendations have been shown for dual op-amp only, follow similar precautions for Single and four.

11 PACKAGE OUTLINE DIMENSIONS

SOT23-5⁽³⁾




RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾		1.250		0.049
A1	0.000	0.150	0.000	0.006
A2	1.000	1.200	0.039	0.047
b	0.360	0.500	0.014	0.020
c	0.100	0.200	0.004	0.008
D ⁽¹⁾	2.826	3.026	0.111	0.119
E ⁽¹⁾	1.526	1.726	0.060	0.068
E1	2.600	3.000	0.102	0.118
e	0.950(BSC) ⁽²⁾		0.037(BSC) ⁽²⁾	
e1	1.800	2.000	0.071	0.079
L	0.350	0.600	0.014	0.024
θ	0°	8°	0°	8°

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.

SOP8⁽²⁾

RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾		1.750		0.069
A ₁	0.100	0.250	0.004	0.010
A ₂	1.250	1.450	0.049	0.057
A ₃	0.25		0.010	
b _p	0.360	0.490	0.014	0.019
c	0.190	0.250	0.007	0.010
D ⁽¹⁾	4.800	5.000	0.190	0.200
E ⁽¹⁾	3.800	4.000	0.150	0.160
H _E	5.800	6.200	0.228	0.244
e	1.270		0.050	
L	1.05		0.041	
L _P	0.400	1.000	0.016	0.039
Q	0.600	0.700	0.024	0.028
Z	0.300	0.700	0.012	0.028
y	0.1		0.004	
θ	0°	8°	0°	8°

NOTE:


1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. This drawing is subject to change without notice.

12 TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3
SOP8	13"	12.4	6.40	5.40	2.10	4.0	8.0	2.0	12.0	Q1

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu Runic Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with Runic products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) Runic and the Runic logo are registered trademarks of Runic Incorporated. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.