



# Efficient Synchronous Step-Up Converter with a 2.7A Switch

## <span id="page-0-0"></span>1 FEATURES

- Input Voltage Range: 2.2V to 5.5V
- Up to 90% Efficiency at Typical Operating **Conditions**
- Quiescent Current: 20μA (TYP)
- Less than 1μA Shutdown Current
- Adjustable Output Voltage Up to 5.5V
- Power-Save Mode for Improved Efficiency at Low Output Power
- Low Reverse Leakage Current when VOUT > VIN
- Load Disconnect During Shutdown
- Output Short Circuit Protection
- Thermal Shutdown Protection
- Internal 1.5ms Soft Start Time
- Operating Temperature Range: -40°C to +85°C
- Micro SIZE PACKAGE: TSOT23-6

### <span id="page-0-1"></span>2 APPLICATIONS

- Portable Audio Players
- Single-Cell Li-Ion Powered Products
- Cellular Phones
- <span id="page-0-3"></span>• Personal Medical Products

### <span id="page-0-2"></span>3 DESCRIPTIONS

The RS6651 is an internally compensated, 1.1MHz switching frequency, current mode, synchronous step-up switching regulator, which can generate 5V output at 1A load current from a 3.3V rail.

This device turns into power-saving mode to maintain high efficiency by lowering switching frequency. With its antiringing circuitry damping the charge in parasitic capacitor, it reduces EMI interference significantly. Its output is disconnected by the rectifier circuit during shutdown, with no input to output leakage.

RS6651-ADJ is output voltage programmable with an external resistor divider. When the RS6651 is in shutdown mode, the isolation switch disconnects the output from input to minimize the leakage current. The RS6651 also implements output short circuit protection, output overvoltage protection, and thermal shutdown.

The RS6651 is available in Green TSOT23-6 package. It operates over an ambient temperature range of -40°C to  $+85^{\circ}$ C.

#### Device Information (1)



(1) For all available packages, see the orderable addendum at the end of the data sheet.



R2

≹



## **Table of Contents**





### <span id="page-2-0"></span>5 Revision History

Note: Page numbers for previous revisions may different from page numbers in the current version.





## <span id="page-3-0"></span>6 PACKAGE/ORDERING INFORMATION<sup>(1)</sup>



NOTE:

(1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.

(2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

(3) MSL, The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications.



## <span id="page-4-0"></span>7 Pin Configuration and Functions



### PIN DESCRIPTION



 $(1)$  I = Input, O = Output.



### <span id="page-5-0"></span>8 SPECIFICATIONS

#### <span id="page-5-1"></span>8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)(3)



(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to the GND pin.

- (3) Internal thermal shutdown circuitry protects the device from permanent damage. The actual chip output current is subject to the inputoutput voltage difference, ambient temperature and PCB heat dissipation design.
- (4) The package thermal impedance is calculated in accordance with JESD-51.
- (5) The maximum power dissipation is a function of  $T_{J(MAX)}$ , Reja, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is PD =  $(T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

### <span id="page-5-2"></span>8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.



(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process. (2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.



### ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### <span id="page-5-3"></span>8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)





## <span id="page-6-0"></span>8.4 ELECTRICAL CHARACTERISTICS

 $(V_{\text{IN}} = 3.6V,$  Full = -40°C to +85°C, typical values are at T<sub>A</sub> = +25°C, unless otherwise noted.) <sup>(1)</sup>



NOTE:

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.



### <span id="page-7-0"></span>8.5 TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.









Figure 5. Output Current vs Efficiency Figure 6. Input Voltage vs Efficiency



Figure 2. Output Voltage vs Temperature



Figure 3. Quiescent Current vs Temperature Figure 4. Quiescent Current vs Input Voltage





## TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.



Figure 7. Maximum Output Current vs Input Voltage



V<sub>IN</sub>=3V~3.6V, R<sub>L</sub>=25Ω Figure 9. Line Transient Response



Figure 11. Output Voltage in Power-Save Mode



Figure 8. Load Transient Response



Figure 10. Start - Up after Enable



Figure 12. Output Voltage in Continuous Mode



### <span id="page-9-0"></span>9 Detailed Description

#### <span id="page-9-1"></span>9.1 Overview

The RS6651 is a high performance, highly efficient boost converter. To achieve high efficiency the power stage is realized as a synchronous boost topology. For the power switching two actively controlled low R<sub>DS(ON)</sub> power MOSFETs are implemented.

### <span id="page-9-2"></span>9.2 Functional Block Diagram



## <span id="page-10-0"></span>10 TYPICAL APPLICATION CIRCUITS



Figure 13. Typical Single-Cell Li-Ion Input or Dual Dry Cell Input Boost



Figure 14. Supply with an Auxiliary Positive Output



Figure 15. Supply with an Auxiliary Negative Output



### <span id="page-11-0"></span>11 Application and Implementation

Information in the following applications sections is not part of the RUNIC component specification, and RUNIC does not warrant its accuracy or completeness. RUNIC's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### <span id="page-11-1"></span>11.1 APPLICATION INFORMATION

The RS6651 is a synchronous boost converter operating in 2.2V to 5.5V supply range, for generating a regulated output voltage which can be set to as low as 10% above the supply voltage. An inductor, an output storage capacitor and an input decoupling capacitor should be selected to ensure proper performance desired in a specific application circuit.

#### <span id="page-11-2"></span>11.2 Adjustable Output Voltage Version

An external resistor divider is used to adjust the output voltage. The resistor divider needs to be connected between  $V_{\text{OUT}}$ , FB and GND as shown in Figure 13. When the output voltage is regulated properly, the typical voltage value at the FB pin is 500mV. The maximum recommended value for the output voltage is 5.5 V. The value of the resistor connected between  $V_{\text{OUT}}$  and FB, R1, depending on the needed output voltage ( $V_{\text{OUT}}$ ), can be calculated using Equation 1:

$$
R_1 = R_2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right) = R_2 \times \left(\frac{V_{OUT}}{500 \text{mV}} - 1\right)
$$
\n(1)

As an example, if an output voltage of 5.05 V is needed, a 910KΩ resistor is calculated for R1 when for R2 a 100kΩ has been selected.

#### <span id="page-11-3"></span>11.3 Inductor Selection

The device has been optimized to operate with inductance values between  $1\mu$ H and  $4.7\mu$ H. Nevertheless, operation with higher inductance values may be possible. Both average current and peak current should be evaluated in inductor selection. The maximum average inductor current is estimated using Equation 2:

$$
L = \frac{V_{\text{OUT}} \times \text{Iour}}{V_{\text{IN}} \times \eta} \tag{2}
$$

Where,ηis the efficiency of the device, which can be set to 0.8 for estimation.

Choosing a proper inductance for a given current ripple value is readily done in design practice. A smaller ripple reduces the magnetic hysteresis losses in the inductor, as well as output voltage ripple and EMI. Though regulation settle time may rise when load changes. The minimum inductance value for the inductor at given condition is estimated by using Equation 3:

$$
L = \frac{V_{\text{IN}} \times (V_{\text{OUT}} - V_{\text{IN}})}{\Delta I_{\text{L}} \times f \times V_{\text{OUT}}}
$$
(3)

Where f is the switching frequency and ΔIL is the ripple current in the inductor, which normally is 20% of the average inductor current or is a design specified value. In typical applications, a 2.2μH inductance is recommended. After choosing an inductor, peak current at maximum loading and lowest input voltage is suggested to be evaluated, which should be lower than the switch current limit of this device as well as the inductor saturation current.

#### <span id="page-11-4"></span>11.4 Selecting the Input Capacitor

Multilayer ceramic capacitors are an excellent choice for the input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Input capacitors should be located as close as possible to the device. While a at least 10μF input capacitor is recommended to improve transient behavior of the regulator and EMI behavior. A ceramic capacitor or a tantalum capacitor with a 100nF ceramic capacitor in parallel, placed close to the IC, is recommended.

#### <span id="page-11-5"></span>11.5 Selecting the Output Capacitors

The output ripple voltage is related to the equivalent series resistance (ESR) of the capacitor and its capacitance. Assuming a capacitor with zero ESR, the minimum capacitance needed for a given ripple can be calculated by:

$$
C_{\text{MIN}} = \frac{I_{\text{OUT}} \times (V_{\text{OUT}} - V_{\text{IN}})}{f \times \Delta V \times V_{\text{OUT}}}
$$
(4)

Where,



the output voltage ripple required; fsw is the switching frequency

The additional output ripple component caused by ESR is calculated by: **Where** 

$$
\Delta V_{\rm ESR} = I_{\rm OUT} \times R_{\rm ESR} \tag{5}
$$

RS6651

Where,

 $\Delta V_{ESR}$  is the output voltage ripple caused by ESR; R<sub>ESR</sub> is the resistor in series with the output capacitor; For the ceramic capacitor, the ESR ripple can be neglected. However, for the tantalum or electrolytic capacitors, it must be considered if used.

The total ripple is the sum of the ripple caused by the capacitance and the ripple caused by the ESR of the capacitor. Additional voltage change may be caused by load transients; the output capacitor has to completely supply the load during the charging phase of the inductor.

The value of the output capacitance depends on the speed of the load transients and the load current during the load change. With the calculated minimum value of 10μF and load transient considerations, the recommended output capacitance value is in the range of 10μF to 47μF.

Care must be taken when evaluating a ceramic capacitor's derating under the DC bias. Ceramic capacitors can derate by as much as 90% of its capacitance at its rated voltage. Therefore, enough margins on the voltage rating should be considered to ensure adequate capacitance at the required output voltage. And instead of using one 22μF capacitor, we more recommend two 10μF capacitors in parallel.

### <span id="page-12-0"></span>11.6 Layout Guidelines

As for all switching power supplies, especially those high frequency and high current ones, layout is an important design step. Careful layout is always important to ensure good performance and stable operation to any kind of switching regulators.

Minimize the high current path including the switch FET, rectifier FET, and the output capacitor;

Minimize the length and area of all traces connected to the SW pin;

Use the GND pin of the device as the center of star-connection to other grounds. Keep the common path to the GND pin, which returns the small signal components and the high current components as short as possible to avoid ground noise.

Place the FB being far away from the SW trace, as the FB node is sensitive and easily picks up noise; Place the input and the output capacitors as close to the IC as possible;



### <span id="page-13-0"></span>12 PACKAGE OUTLINE DIMENSIONS  $\mathsf{T}$ SOT23-6  $^{(3)}$





RECOMMENDED LAND PATTERN (Unit: mm)







NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.

2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.

3. This drawing is subject to change without notice.



#### <span id="page-14-0"></span>13 TAPE AND REEL INFORMATION REEL DIMENSIONS TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

#### KEY PARAMETER LIST OF TAPE AND REEL



NOTE:

1. All dimensions are nominal.

2. Plastic or metal protrusions of 0.15mm maximum per side are not included.



### IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.