

RS1G74 Single Positive-Edge-Triggered D-Type Flip-Flop with Clear and Preset

1 FEATURES

- **Operating Voltage Range: 1.65V to 5.5V**
- **Low Power Consumption: 10 μ A (Max)**
- **Operating Temperature Range: -40 $^{\circ}$ C to +125 $^{\circ}$ C**
- **Inputs Accept Voltage to 5.5V**
- **High Output Drive: \pm 24mA at V_{CC} =3.0V**
- **I_{off} Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection**
- **Micro Size Packages: VSSOP8, MSOP8, XDFN1.4X1-8**

2 APPLICATIONS

- **Network Switch**
- **Telecom Infrastructure**
- **Servers**
- **I/O Expanders**
- **LED Displays**

3 DESCRIPTIONS


The RS1G74 single positive-edge-triggered D-type flip-flop is designed for 1.65V to 5.5V V_{CC} operation.

A low level at the preset (\overline{PRE}) or clear (\overline{CLR}) input sets or resets the outputs, regardless of the levels of the other inputs. When \overline{PRE} and \overline{CLR} are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The RS1G74 is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

This device available in Green VSSOP8, MSOP8, XDFN1.4X1-8 packages. It operates over an ambient temperature range of -40 $^{\circ}$ C to +125 $^{\circ}$ C.

Simplified Schematic



Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS1G74	VSSOP8	2.00mm \times 2.30mm
	MSOP8	3.00mm \times 3.00mm
	XDFN1.4X1-8	1.40mm \times 1.00mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 REVISION HISTORY	3
5 PACKAGE/ORDERING INFORMATION ⁽¹⁾	4
6 PIN CONFIGURATIONS	5
6.1 Pin Description	5
6.2 Function Table	5
7 SPECIFICATIONS	6
7.1 Absolute Maximum Ratings	6
7.2 ESD Ratings	6
8 ELECTRICAL CHARACTERISTICS	7
8.1 Recommended Operating Conditions	7
8.2 DC Characteristics	8
8.3 Timing Requirements	9
8.4 Switching Characteristics	9
8.5 Operating Characteristics	9
8.6 Typical Characteristics	10
9 PARAMETER MEASUREMENT INFORMATION	11
10 DETAILED DESCRIPTION	12
10.1 Overview	12
10.2 Functional Block Diagram	12
11 APPLICATION AND IMPLEMENTATION	13
11.1 Application Information	13
11.2 Typical Application (Power Button Circuit)	13
11.3 Design Requirements	13
12 POWER SUPPLY RECOMMENDATIONS	13
13 LAYOUT	14
13.1 Layout Guidelines	14
13.2 Layout Example	14
14 PACKAGE OUTLINE DIMENSIONS	15
15 TAPE AND REEL INFORMATION	18

4 REVISION HISTORY

Note: Page numbers for previous revisions may differ from page numbers in the current version.

Version	Change Date	Change Item
A.0	2023/05/09	Preliminary version completed
A.1	2023/06/28	1.Update Timing Requirements and Switching Characteristics 2.Add MSOP-8 and DFN1.4X1.0-8L package
A.1.1	2024/02/28	Modify packaging naming
A.2	2024/04/16	1. Add MSL on Page 4@RevA.1.1 2. Update PACKAGE note


5 PACKAGE/ORDERING INFORMATION ⁽¹⁾

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	PACKAGE MARKING ⁽²⁾	MSL ⁽³⁾	PACKAGE OPTION
RS1G74	RS1G74XVS8	-40°C ~+125°C	VSSOP8	1G74	MSL3	Tape and Reel, 3000
	RS1G74XM	-40°C ~+125°C	MSOP8	RS1G74	MSL3	Tape and Reel, 4000
	RS1G74XUTDS8	-40°C ~+125°C	XDFN1.4X1-8	1G74	MSL3	Tape and Reel, 5000

NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.
- (3) MSL, The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications.

6 PIN CONFIGURATIONS



6.1 Pin Description

PIN	NAME	I/O TYPE ⁽¹⁾	FUNCTION
VSSOP8/MSOP8 /XDFN1.4X1-8			
1	CLK	I	Clock Input
2	D	I	Input
3	\bar{Q}	O	Inverted output
4	GND	-	Ground
5	Q	O	Output
6	\bar{CLR}	I	Clear input-Pull low to set Q output low
7	\bar{PRE}	I	Preset input-pull low to set Q output high
8	V _{CC}	P	Supply

(1) I=input, O=output, P=power.

6.2 Function Table

INPUTS				OUTPUT	
\bar{PRE}	\bar{CLR}	CLK	D	Q	\bar{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H ⁽¹⁾	H ⁽¹⁾
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q ₀	\bar{Q} ₀

(1) This configuration is non-stable, that is, it does not persist when \bar{PRE} or \bar{CLR} returns to its inactive (high) level.

(2) H=High Voltage Level
L=Low Voltage Level
X=Don't Care

7 SPECIFICATIONS

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ^{(1) (2)}

		MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	6.5	V
V _I	Input voltage range ⁽²⁾	-0.5	6.5	V
V _O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾	-0.5	6.5	V
V _O	Voltage range applied to any output in the high or low state ^{(2) (3)}	-0.5	V _{CC} +0.5	V
I _{IK}	Input clamp current	V _I <0	-50	mA
I _{OK}	Output clamp current	V _O <0	-50	mA
I _O	Continuous output current		±50	mA
	Continuous current through V _{CC} or GND		±100	mA
θ _{JA}	Package thermal impedance ⁽⁴⁾	VSSOP8	205	K/W
		MSOP8	170	
		XDFN1.4X1-8	265	°C/W
T _J	Junction temperature ⁽⁵⁾	-65	150	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the Recommended Operating Conditions table.

(4) The package thermal impedance is calculated in accordance with JESD-51.

(5) The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / R_{θJA}. All numbers apply for packages soldered directly onto a PCB.

7.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-Body Model (HBM)	±2000
		Charged-Device Model (CDM)	±1000
		Machine Model (MM)	±200



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8 ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (TYP values are at $T_A = +25^\circ\text{C}$, Full= -40°C to 125°C , unless otherwise noted.)⁽¹⁾

8.1 Recommended Operating Conditions

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
Supply Voltage	V_{CC}	Operating	1.65	5.5	V
High-Level Input Voltage	V_{IH}	$V_{CC}=1.65\text{V}$ to 1.95V	$0.75 \times V_{CC}$		V
		$V_{CC}=2.3\text{V}$ to 2.7V	1.7		
		$V_{CC}=3\text{V}$ to 3.6V	2		
		$V_{CC}=4.5\text{V}$ to 5.5V	$0.7 \times V_{CC}$		
Low-Level Input Voltage	V_{IL}	$V_{CC}=1.65\text{V}$ to 1.95V		$0.25 \times V_{CC}$	V
		$V_{CC}=2.3\text{V}$ to 2.7V		0.7	
		$V_{CC}=3\text{V}$ to 3.6V		0.8	
		$V_{CC}=4.5\text{V}$ to 5.5V		$0.3 \times V_{CC}$	
Input Voltage	V_I		0	5.5	V
Output Voltage	V_O		0	V_{CC}	V
High-Level Output Current	I_{OH}	$V_{CC}=1.65\text{V}$		-4	mA
		$V_{CC}=2.3\text{V}$		-8	
		$V_{CC}=3\text{V}$		-16	
		$V_{CC}=4.5\text{V}$		-24	
Low-Level Output Current	I_{OL}	$V_{CC}=1.65\text{V}$		4	mA
		$V_{CC}=2.3\text{V}$		8	
		$V_{CC}=3\text{V}$		16	
		$V_{CC}=4.5\text{V}$		24	
Input Transition Rise or Fall	$\Delta t / \Delta v$	$V_{CC}=1.8\text{V} \pm 0.15\text{V}, 2.5\text{V} \pm 0.2\text{V}$		20	ns/V
		$V_{CC}=3.3\text{V} \pm 0.3\text{V}$		10	
		$V_{CC}=5\text{V} \pm 0.5\text{V}$		10	
Operating Temperature	T_A		-40	+125	$^\circ\text{C}$

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

8.2 DC Characteristics

PARAMETER		TEST CONDITIONS	V _{CC}	TEMP	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
V _{OH}		I _{OH} = -100μA	1.65V to 5.5V	Full	V _{CC} -0.1			V
		I _{OH} = -4mA	1.65V		1.2			
		I _{OH} = -8mA	2.3V		1.9			
		I _{OH} = -16mA	3V		2.4			
		I _{OH} = -24mA			2.3			
		I _{OH} = -32mA	4.5V		3.8			
V _{OL}		I _{OL} = 100μA	1.65V to 5.5V	Full			0.1	V
		I _{OL} = 4mA	1.65V				0.45	
		I _{OL} = 8mA	2.3V				0.3	
		I _{OL} = 16mA	3V				0.4	
		I _{OL} = 24mA					0.55	
		I _{OL} = 32mA	4.5V				0.55	
I _i	Data or Control Inputs	V _I =5.5V or GND	0V to 5.5V	+25°C		±0.1	±1	μA
				Full			±5	
I _{off}		V _I or V _O =5.5V	0	+25°C		±0.1	±1	μA
				Full			±10	
I _{CC}		V _I =5.5V or GND, I _O =0	1.65V to 5.5V	+25°C		0.1	1	μA
				Full			10	
ΔI _{CC}		One input at V _{CC} -0.6V, Other inputs at V _{CC} or GND	3V to 5.5V	Full			500	μA
C _i (Input Capacitance)		V _I = V _{CC} or GND	3.3V	+25°C		5.5		pF

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

8.3 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) ⁽¹⁾

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEMP	V _{CC} =1.8V		V _{CC} =2.5V		V _{CC} =3.3V		V _{CC} =5V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}			-40°C to 85°C		30		65		100		155	MHz
			-40°C to 125°C						100		155	
t _w	CLK		-40°C to 85°C	8		4		3		2		ns
			-40°C to 125°C					3		2		
	PRE or CLR low		-40°C to 85°C	12		5		3.4		2		
			-40°C to 125°C					3.4		2		
t _{su}	Data		-40°C to 85°C	10.4		4.6		3.2		2		ns
			-40°C to 125°C					3.2		2		
	PRE or CLR inactive		-40°C to 85°C	8.4		3.8		2.6		1.8		
			-40°C to 125°C					2.6		1.8		
t _h			-40°C to 85°C	0.5		0.5		0.5		0.5		
			-40°C to 125°C					0.5		0.5		

(1) This parameter is ensured by design and/or characterization and is not tested in production.

8.4 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) ⁽¹⁾

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEMP	V _{CC} =1.8V		V _{CC} =2.5V		V _{CC} =3.3V		V _{CC} =5V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			-40°C to 85°C	30		65		100		155		MHz
			-40°C to 125°C					100		155		
t _{pd}	CLK	Q	-40°C to 85°C	4.8	23.5	2.2	15.5	2.2	11.5	1.4	9.2	ns
			-40°C to 125°C					2.2	12.5	1.4	9.5	
		Q̄	-40°C to 85°C	6	25.5	3	17	2.6	12.5	1.6	9.6	
			-40°C to 125°C					2.6	13.5	1.6	10	
	PRE or CLR low	Q or Q̄	-40°C to 85°C	4.4	27	2.3	16	1.7	12	1.6	9.4	
			-40°C to 125°C					1.7	13	1.6	9.8	

(1) This parameter is ensured by design and/or characterization and is not tested in production.

8.5 Operating Characteristics

T_A = +25°C

PARAMETER	TEST CONDITIONS	V _{CC} = 1.8V	V _{CC} = 2.5V	V _{CC} = 3.3V	V _{CC} = 5V	UNIT
		TYP	TYP	TYP	TYP	
C _{pd} Power Dissipation Capacitance	f = 10 MHz	22	25	32	40	pF

8.6 Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At $T_A = +25^\circ\text{C}$, $V_{CC}=3.3\text{V}$, unless otherwise noted.




Figure 1. Propagation Delay (Low to High Transition) vs Load Capacitance






Figure 2. Propagation Delay (High to Low Transition) vs Load Capacitance

9 PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND

V_{CC}	INPUTS		V_M	V_{LOAD}	C_L	R_L	V_{Δ}
	V_I	t_r/t_f					
$1.8V \pm 0.15V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	30pF	1k Ω	0.15V
$2.5V \pm 0.2V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	30pF	500 Ω	0.15V
$3.3V \pm 0.3V$	3V	$\leq 2.5ns$	1.5V	6V	50pF	500 Ω	0.3V
$5V \pm 0.5V$	V_{CC}	$\leq 2.5ns$	$V_{CC}/2$	$2 \times V_{CC}$	50pF	500 Ω	0.3V



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_o = 50\Omega$.
 D. The outputs are measured one at a time, with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 H. All parameters and waveforms are not applicable to all devices.


Figure 3. Load Circuit and Voltage Waveforms

10 DETAILED DESCRIPTION

10.1 Overview

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

10.2 Functional Block Diagram



11 APPLICATION AND IMPLEMENTATION

Information in the following applications sections is not part of the Runic component specification, and Runic does not warrant its accuracy or completeness. Runic's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

A low level at the preset ($\overline{\text{PRE}}$) or clear ($\overline{\text{CLR}}$) input sets or resets the outputs, regardless of the levels of the other inputs. When $\overline{\text{PRE}}$ and $\overline{\text{CLR}}$ are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The resistor and capacitor at the $\overline{\text{CLR}}$ pin are optional. If they are not used, the $\overline{\text{CLR}}$ pin should be connected directly to V_{CC} to be inactive.

11.2 Typical Application (Power Button Circuit)




Figure 4. Device Power Button Circuit

11.3 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive will also create faster edges into light loads so routing and load conditions should be considered to prevent ringing.

12 POWER SUPPLY RECOMMENDATIONS

The power supply pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a $0.1\mu\text{F}$ capacitor is recommended and if there are multiple V_{CC} terminals then $0.01\mu\text{F}$ or $0.022\mu\text{F}$ capacitors are recommended for each power terminal. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The $0.1\mu\text{F}$ and $1\mu\text{F}$ capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible.

13 LAYOUT

13.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 5 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

13.2 Layout Example







Figure 5. Layout Diagram

14 PACKAGE OUTLINE DIMENSIONS

VSSOP8 (3)





RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾	0.600	0.900	0.024	0.085
A1	0.000	0.100	0.000	0.004
b	0.170	0.250	0.007	0.010
c	0.100	0.200	0.004	0.008
D ⁽¹⁾	1.900	2.100	0.075	0.083
e	0.500 (BSC) ⁽²⁾		0.020 (BSC) ⁽²⁾	
E	3.000	3.200	0.118	0.126
E1 ⁽¹⁾	2.200	2.400	0.087	0.095
L	0.200	0.350	0.008	0.014
θ	0°	6°	0°	6°

NOTE:


1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.

MSOP8⁽³⁾

RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾	0.820	1.100	0.032	0.043
A1	0.020	0.150	0.001	0.006
A2	0.750	0.950	0.030	0.037
<i>b</i>	0.250	0.380	0.010	0.015
<i>c</i>	0.090	0.230	0.004	0.009
D ⁽¹⁾	2.900	3.100	0.114	0.122
<i>e</i>	0.650(BSC) ⁽²⁾		0.026(BSC) ⁽²⁾	
E ⁽¹⁾	2.900	3.100	0.114	0.122
E1	4.750	5.050	0.187	0.199
L	0.400	0.800	0.016	0.031
θ	0°	6°	0°	6°

NOTE:


1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.

XDFN1.4X1-8⁽³⁾



TOP VIEW



BOTTOM VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾	0.340	0.400	0.013	0.016
A1	0.000	0.050	0.000	0.002
A2	0.110 REF ⁽²⁾		0.004 REF ⁽²⁾	
D ⁽¹⁾	1.350	1.450	0.053	0.057
E ⁽¹⁾	0.950	1.050	0.037	0.041
k	0.200 MIN		0.008 MIN	
b	0.150	0.200	0.006	0.008
e	0.350 TYP		0.014 TYP	
L	0.250	0.350	0.010	0.014
L1	0.350	0.450	0.014	0.018

NOTE:


1. Plastic or metal protrusions of 0.075mm maximum per side are not included.
2. REF is the abbreviation for Reference.
3. This drawing is subject to change without notice.

15 TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
VSSOP8	7"	9.5	2.25	3.35	1.40	4.0	4.0	2.0	8.0	Q3
MSOP8	13"	12.4	5.20	3.30	1.50	4.0	8.0	2.0	12.0	Q1
XDFN1.4X1-8	7"	9.5	1.2	1.6	0.5	4.0	4.0	2.0	8.0	Q1

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu Runic Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with Runic products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) Runic and the Runic logo are registered trademarks of Runic Incorporated. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.