RS555 Precision Timers

1 FEATURES

- **Astable or Monostable Operation**
- **Support for rail-to-rail CMOS output**
- **High current output capacity**
  Sink:100mA (typical)
  Source:10mA (typical)
- **Output is fully compatible with CMOS, TTL and MOS**
- **Low power current reduces spiking during the output transient**
- **3 V to 16 V single power supply operation (The maximum power output is 2W)**
- **Functionally changeable with other 555 chips, has the same pin arrangement**
- **Working temperature range: -40~125℃**

2 APPLICATIONS

- **Accurate timing**
- **pulse generating**
- **Order timing**
- **Time delay generation**
- **pulse-width modulation**
- **Linear ramp generator**
- **Car lights and LED lighting**
- **remote message processing**

3 DESCRIPTIONS

RS555 is a timing chip manufactured using high-voltage CMOS technology. The timer is fully compatible with the CMOS, TTL, and MOS. The operating frequency is up to 6MHz. Low power consumption can be maintained throughout the entire power supply voltage range.

The threshold and trigger levels normally are two-thirds and one-third, respectively of V_{DD}. These levels can be altered by use of the control-voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set, and the output goes high. if the trigger input is above the threshold level, the flip-flop is reset and the output is low.

The reset Input (RESET) can be used to start a new timing cycle. When the RESET is low, the output can be pulled down low. By default, the RESET pins are connected high.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE(NOM)
RS555	SOP8	4.90mm×3.90mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Figure 1. RS555 Typical application

Table of Contents

4 Revision History

Note: Page numbers for previous revisions may different from page numbers in the current version.

VERSION	Change Date	Change Item
A.1	2023/11/08	Version I
A.2	2024/03/11	Added PACKAGE/ORDERING INFORMATION and TAPE AND REEL INFORMATION

5 PACKAGE/ORDERING INFORMATION (1)

PRODUCT	ORDERING NUMBER	PACKAGE LEAD	TEMPERATURE RANGE	PACKAGE MARKING (2)	MSL (3)	PACKAGE OPTION
RS555	RS555XK	SOP8	-40℃ ~125℃	RS555	MSL3	Tape and Reel,4000

NOTE:

(1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.

(2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

(3) MSL, The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications.

6 Summary

A low power consumption timing chip, support the power working range of 3V~16V. the maximum power is up to 2W. Support the sink current of 100mA and the source current of 10mA. It can be applied to timing, signal modulation, time delay and other occasions. The output frequency is up to 6MHz. the chip package is SOP8.

7 Pin Configuration and Functions

TOP VIEW



SOP8

Table 1 Pin Functions

Pin Num	NAME	I/O	DESCRIPTION
5	CONT	I	Controls comparator thresholds, Outputs 2/3 $V_{DD,}$ allows bypass capacitor connection
7	DISCH	O	Open drain output to discharge timing capacitor
1	GND	P	Ground
3	OUT	O	High current timer output signal
4	RESET	I	Active low reset input forces output and discharge low
6	THRES	I	End of timing input. THRES>CONT sets output low and discharge low
2	TRIG	I	Start of timing input. TRIG<1/2 CONT sets output high and discharge open
8	VDD	P	Input supply voltage,3V to 16V

8 Electrostatic Discharge Caution

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

PARAMETER			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	HBM	2000	V
		CDM	1500	
		Latch Up	400	mA

This integrated circuit can be damaged when encountering high energy ESD. Therefore, appropriate ESD prevention measures should be taken to avoid device performance degradation or loss of function.

9 TECHNICAL SPECIFICATIONS

9.1 Electrical character

Table 2 Operating conditions

PARAMETER	MIN	TYP	MAX	UNIT
V_{DD} Supply voltage	3		16	V
T_A Operating free-air temperature	-40	27	125	℃

Table 3 electrical character V_{DD}=3V

Over operation free-air temperature range, V_{DD}=3V (unless otherwise noted).

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{IT} THRES voltage level	25℃			2		V
	the whole range		1.9		2	
$V_{I(TRIG)}$ TRIG voltage level	25℃			0.91		V
	the whole range		0.9		1.1	
$V_{I(RESET)}$ RESET voltage level	25℃			1.21		V
	the whole range		1.0		1.4	
Control voltage as a percentage of the supply voltage	25℃			65.37%		
	the whole range		63.3%		66%	
DISCH switch on-state voltage	$I_{I(RESET)}$ =10mA	25℃		0.124		V
		the whole range			0.5	
V_{OH} High-level output voltage	I_{OH} =-1mA	25℃		2.9		V
		the whole range	2.8			
V_{OL} Low-level output voltage	I_{OL} =8mA	25℃		0.23		V
		the whole range			0.5	
	I_{OL} =5mA	25℃		0.14		
		the whole range			0.2	
	I_{OL} =3.2mA	25℃		0.1		
		the whole range			0.2	
I_{DD} Supply current	25℃			100		μA
	the whole range		40		250	

Table 4 electrical character V_{DD}=5V

Over operation free-air temperature range, V_{DD}=5V (unless otherwise noted).

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{IT} THRES voltage level	25°C			3.35		V
	the whole range		3.3		3.4	
$V_{I(TRIG)}$ TRIG voltage level	25°C			1.65		V
	the whole range		1.6		1.7	
$V_{I(RESET)}$ RESET voltage level	25°C			1.3		V
	the whole range		1.0		1.7	
Control voltage as a percentage of the supply voltage	25°C			65.4%		
	the whole range		64%		66%	
DISCH switch on-state voltage	$I_{I(RESET)}$=10mA	25°C		0.19		V
		the whole range			0.3	
V_{OH} High-level output voltage	I_{OH}=-1mA	25°C		4.9		V
		the whole range	4.8			
V_{OL} Low-level output voltage	I_{OL}=8mA	25°C		0.21		V
		the whole range			0.27	
	I_{OL}=5mA	25°C		0.11		
		the whole range			0.17	
	I_{OL}=3.2mA	25°C		0.03		
		the whole range			0.11	
I_{DD} Supply current	25°C			230		μA
	the whole range		120		460	

Table 5 electrical character V_{DD}=15V

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{IT} THRES voltage level	25°C			10.1		V
	the whole range		9.9		10.1	
$V_{I(TRIG)}$ TRIG voltage level	25°C			5		V
	the whole range		4.9		5	
$V_{I(RESET)}$ RESET voltage level	25°C			1.31		V
	the whole range		1		1.5	
Control voltage as a percentage of the supply voltage	25°C			65.2%		
	the whole range		64.6%		66%	
DISCH switch on-state voltage	$I_{I(RESET)}$ =100mA	25°C		0.5		V
		the whole range			1	
V_{OH} High-level output voltage	I_{OH} =-10mA	25°C		13.8		V
		the whole range	13			
	I_{OH} =-5mA	25°C		14.3		V
		the whole range	14			
	I_{OH} =-1mA	25°C		14.8		V
		the whole range	14.5			
V_{OL} Low-level output voltage	I_{OL} =100mA	25°C		1.05		V
		the whole range			2	
	I_{OL} =50mA	25°C		0.51		
		the whole range			0.8	
	I_{OL} =10mA	25°C		0.04		
		the whole range			0.2	
I_{DD} Supply current	25°C			260		μA
	the whole range		140		600	

9.2 Operating characteristics

Table 6 V_{DD}=3V

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Initial error of timing interval	V_{DD}=3V, C_T=0.1μF, R_A=R_B=1kΩ to 100kΩ	25°C			4%	
		-40°C ~125°C			4.6%	

Table 7 V_{DD}=5V~15V

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Initial error of timing interval	V_{DD}=5V to 15V, C_T=0.1μF, R_A=R_B=1kΩ to 100kΩ	25°C			3%	
		-40°C ~125°C			4.3%	
Supply-voltage sensitivity of timing interval	V_{DD}=5V to 15V, C_T=0.1μF, R_A=R_B=1kΩ to 100kΩ	25°C			0.4%	
		-40°C ~125°C			0.5%	
t_r Output-pulse rise time	R_L=10MΩ, C_L=10pF	25°C		18		ns
t_f Output-pulse fall time	R_L=10MΩ, C_L=10pF	25°C		9		ns
f_{max} Maximum frequency in the A steady-state mode	R_A=470Ω, C_T=200pF, R_B=200Ω	25°C		3.24		MHz



Figure 2. The relationship between the discharge-on state resistance and the temperature

10 Functional Block Diagram



Figure 3. A Schematic diagram of the RS555 chip

11 FEATURE DESCRIPTION

11.1 Mono-stable Operation

For mono-stable operation, the test circuit may be connected as described in Figure 3. If the output is low, application of a negative-going pulse to the trigger (TRIG) sets the flip-flop. At this time, the capacitor C_T is charged through the R_A, the output changes at a high level until the voltage across the capacitor reaches the threshold voltage of the threshold (THRES) input. If TRIG has returned to a high level, the output of the threshold comparator resets the flip-flop, drives the output low, and discharges C_T through Q1.



Figure 4. Circuit for Monostable Operation

Then the monostable operating state is initiated when the voltage applied to the TRIG pin drops below the trigger threshold. After entry, this sequence will only end if TRIG maintains a high level within at least 10us before the end of the timing interval. Due to the threshold level and voltage of Q1, the output pulse duration at the OUT end is approximately $t_w = 1.1R_AC_T$. Figure 6 is the time constant plot corresponding to the different values of R_A and C_T.



Figure 5. Typical Monostable Waveforms



Figure 6. Output Pulse Duration vs Capacitance

11.2 A-stable Operation

As shown in Figure 7, adding a second resistor R_B, and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multi-vibrator. After the power supply is powered on or after the reset, capacitor C_T is charged by R_A and R_B and then discharged through R_B only. Therefore, the values of R_A and R_B can control the duty cycle. In the A steady-state circuit operation, the voltage on the capacitor C_T charges and discharges between the threshold voltage ($0.67*V_{DD}$) and the trigger voltage ($0.33*V_{DD}$). As with monostable circuits, the charging and discharge time (Frequency and duty cycle) are minimally affected by the power supply.



Figure 7. A stable Operation Circuit



Figure 8. Typical Astable Waveforms

During astable operation, the output high-level duration T_H and low-level duration T_L can be calculated as follows:

$$T_H=0.693*（R_A+R_B）*C_T \quad (1)$$

$$T_L=0.693*R_B*C_T \quad (2)$$

Other useful relationships are shown below:

$$Period= T_H+ TL=0.693*（RA+2RB）*C_T \quad (3)$$

$$\text{frequency} = \frac{1.44}{(RA+2RB)CT} \quad (4)$$

$$\text{output waveform duty cycle}=\frac{TH}{TH+TL} = 1 - \frac{RB}{RA+2RB} \quad (5)$$



Figure 9. Free-Running Frequency

11.3 Frequency Divider

The Fig 4 circuit can be used as a frequency divider by properly config the peripheral device and adjusting the timing period of the trigger port. Figure 10 shows a three-frequency circuit waveform.



Figure 10. Divide-by-Three Circuit Waveforms

11.4 Pulse-Width Modulation

By adding an external voltage (such as sine wave) to the CONT, the threshold and trigger voltage inside the chip are modulated to achieve the operating state of the adjusted counter. Figure 11 shows the commonly used pulse width modulation circuit. A continuous input pulse train triggers a monostable circuit, and the CONT modulates the threshold voltage. The high level of the clock input at the TRIG must be greater than 1/3 VDD, and the low level must be less than 1/3 VDD. The amplitude of the modulation input waveform can be between ground and the power supply.



Figure 11. Circuit for Pulse-Width Modulation



Figure 12. Pulse-Width-Modulatin Waveforms

11.5 Pulse-Position Modulation

As shown in Figure 13, in the free-running oscillator circuit, the corresponding output modulation waveform can be obtained by adding a modulation waveform to the CONT end.



Figure 13. Circuit for Pulse-Position Modulation



Figure 14. Pulse-Position-Modulation Waveforms

11.6 Sequential Timer

In many applications, signals are required to initialize conditions during startup. Timing control can be provided by connecting these timing circuits. These timers can be used with or without modulation in A variety of A-stable or monostable circuit connected combinatorial circuits to achieve waveform control. Figure 15 is one such application for a sequence generator circuit. In Figure 15, for example, the S-switch indicates that the input waveform can be a periodic square wave with a low pulse width of 0.1s and a period of 10s.



Figure 15. Sequential Timer Circuit



Figure 16. Sequential Timer Waveforms

12 PACKAGE OUTLINE DIMENSIONS

SOP8 (3)





RECOMMENDED LAND PATTERN (Unit: mm)





Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A (1)	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D (1)	4.800	5.000	0.189	0.197
e	1.270(BSC) (2)		0.050(BSC) (2)	
E	5.800	6.200	0.228	0.244
E1 (1)	3.800	4.000	0.150	0.157
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.

13 TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOP8	13"	12.4	6.40	5.40	2.10	4.0	8.0	2.0	12.0	Q1

NOTE:
1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.