
32V, 3.8MHz Rail-to-Rail Output CMOS Operational Amplifier

1 FEATURES

- **Qualified for Automotive Applications**
- **AEC-Q100 Qualified with the Grade 1**
- **High Gain Bandwidth: 3.8MHz**
- **Input Offset Voltage: $\pm 0.2\text{mV}$ (Typical)**
- **Quiescent Current: 0.44mA/Amp**
- **Rail to Rail Output**
- **Supply Range: 3V to 32V**
- **Specified Up To +125°C**
- **Micro Size Packages: SOP8, TSSOP14**

2 APPLICATIONS

- **Sensors**
- **Photodiode Amplification**
- **Active Filters**
- **Test Equipment**
- **Driving A/D Converters**

3 DESCRIPTIONS

The RS844X-Q1 families of products offer high voltage (32V) operation and rail-to-rail output, as well as excellent speed/power consumption ratio, providing an excellent bandwidth (3.8MHz) and slew rate of 15V/us. The op-amps are unity gain stable and feature an ultra-low input bias current.

The input can operate normally within the negative power rail to 1.5V below of the positive power rail. Input signals beyond the supply rails do not cause phase reversal. The RS844X-Q1 families of operational amplifiers are specified at the full temperature range of -40°C to 125°C under single power supplies of 3V to 32V or dual power supplies of $\pm 1.5\text{V}$ to $\pm 16\text{V}$.

Device Information ⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE(NOM)
RS8442-Q1	SOP8	4.90mm x 3.90mm
RS8444-Q1	TSSOP14	5.00mm x 4.40mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 REVISION HISTORY	3
5 PACKAGE/ORDERING INFORMATION ⁽¹⁾	4
6 PIN CONFIGURATION AND FUNCTIONS (TOP VIEW)	5
7 SPECIFICATIONS	7
7.1 Absolute Maximum Ratings	7
7.2 ESD Ratings	7
7.3 Recommended Operating Conditions.....	7
7.4 ELECTRICAL CHARACTERISTICS	8
7.5 TYPICAL CHARACTERISTICS	10
8 PACKAGE OUTLINE DIMENSIONS	12
9 TAPE AND REEL INFORMATION	14

4 REVISION HISTORY

Note: Page numbers for previous revisions may differ from page numbers in the current version.

VERSION	Change Date	Change Item
A.0	2024/07/16	Preliminary version completed
A.1	2024/12/10	Initial version completed


5 PACKAGE/ORDERING INFORMATION (1)

Orderable Device	Package Type	Pin	Channel	Lead finish/Ball material (2)	MSL Peak Temp (3)	Op Temp(°C)	Device Marking (4)	Package Qty
RS8442XK-Q1	SOP8	8	2	SN	MSL1-260°-Unlimited	-40°C ~125°C	RS8442	Tape and Reel,4000
RS8444XQ-Q1	TSSOP14	14	4	NiPdAu	MSL1-260°-Unlimited	-40°C ~125°C	RS8444	Tape and Reel,4000

NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) Lead finish/Ball material. Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (3) Runic classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F, Please align with Runic if your end application is quite critical to the preconditioning setting or if you have special requirement.
- (4) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

6 PIN CONFIGURATION AND FUNCTIONS (TOP VIEW)




Pin Description

NAME	PIN	I/O ⁽¹⁾	DESCRIPTION
	SOP8		
-INA	2	I	Inverting input, channel A
+INA	3	I	Noninverting input, channel A
-INB	6	I	Inverting input, channel B
+INB	5	I	Noninverting input, channel B
OUTA	1	O	Output, channel A
OUTB	7	O	Output, channel B
V-	4	-	Negative (lowest) power supply or ground (for single supply operation)
V+	8	-	Positive (highest) power supply

(1) I = Input, O = Output.

Pin Configuration and Functions (Top View)



Pin Description

NAME	PIN	I/O ⁽¹⁾	DESCRIPTION
	TSSOP14		
-INA	2	I	Inverting input, channel A
+INA	3	I	Noninverting input, channel A
-INB	6	I	Inverting input, channel B
+INB	5	I	Noninverting input, channel B
-INC	9	I	Inverting input, channel C
+INC	10	I	Noninverting input, channel C
-IND	13	I	Inverting input, channel D
+IND	12	I	Noninverting input, channel D
OUTA	1	O	Output, channel A
OUTB	7	O	Output, channel B
OUTC	8	O	Output, channel C
OUTD	14	O	Output, channel D
V-	11	-	Negative (lowest) power supply or ground (for single supply operation)
V+	4	-	Positive (highest) power supply

(1) I = Input, O = Output.

7 SPECIFICATIONS

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Voltage	Supply, $V_S=(V+) - (V-)$	-0.3	36	V
	Signal input pin ⁽²⁾	(V-)-0.2	(V+) +0.2	
	Signal output pin ⁽³⁾	(V-)-0.2	(V+) +0.2	
Current	Signal input pin ⁽²⁾	-10	10	mA
	Signal output pin ⁽³⁾	-10	10	mA
	Output short-circuits ⁽⁴⁾	Continuous		
θ_{JA}	Package thermal impedance ⁽⁵⁾	SOP8	110	°C/W
		TSSOP14	90	
Temperature	Operating range, T_A	-40	125	°C
	Junction, T_J ⁽⁶⁾	-40	150	
	Storage, T_{stg}	-55	150	

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.2V beyond the supply rails should be current-limited to 10mA or less.

(3) Output terminals are diode-clamped to the power-supply rails. Output signals that can swing more than 0.2V beyond the supply rails should be current-limited to ± 10 mA or less.

(4) Short-circuit to ground, one amplifier per package.

(5) The package thermal impedance is calculated in accordance with JESD-51.

(6) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

7.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-Body Model (HBM), per AEC Q100-002 ⁽¹⁾	± 2000	V
		Charged-Device Model (CDM), per AEC Q100-011	± 1000	
		Latch-Up (LU), per AEC Q100-004	± 100	mA



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage, $V_S=(V+) - (V-)$	Single-supply	3		32	V
	Dual-supply	± 1.5		± 16	

7.4 ELECTRICAL CHARACTERISTICS

(At $T_A = +25^\circ\text{C}$, $V_S = 3\text{V}$ to 32V , $R_L = 10\text{k}\Omega$ connected to $V_S/2$, and $V_{OUT} = V_S/2$, $V_{CM} = V_S/2$, Full ⁽⁹⁾ = -40°C to 125°C , unless otherwise noted.) ⁽¹⁾

PARAMETER		CONDITIONS	T_J	RS844X-Q1			UNITS
				MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	
POWER SUPPLY							
V_S	Operating Voltage Range		25°C	3		32	V
I_Q	Quiescent Current Per Amplifier	$V_S = \pm 2.5\text{V}$, $I_O = 0\text{mA}$	25°C		0.44	0.7	mA
			Full			0.8	
		$V_S = \pm 16\text{V}$, $I_O = 0\text{mA}$	25°C		0.52	0.8	
			Full			0.9	
PSRR	Power-Supply Rejection Ratio	$V_S = 5\text{V}$ to 32V	25°C	90	120		dB
			Full	85			
INPUT							
V_{OS}	Input Offset Voltage	$V_S = 5\text{V}$ to 32V , $V_{CM} = V_S/2$	25°C	-1	± 0.2	1	mV
			Full	-2		2	
$V_{OS} T_C$	Input Offset Voltage Average Drift		Full		2		$\mu\text{V}/^\circ\text{C}$
I_B	Input Bias Current ^{(4) (5)}	$V_{CM} = 0\text{V}$	25°C		± 10		pA
I_{OS}	Input Offset Current ⁽⁵⁾	$V_{CM} = 0\text{V}$	25°C		± 10		pA
V_{CM}	Common-Mode Voltage Range	$V_S = \pm 16\text{V}$	25°C	(V-)		(V+)-1.5	V
			Full	(V-)		(V+)-2	
CMRR	Common-Mode Rejection Ratio	$V_S = \pm 16\text{V}$, $V_{CM} = -16\text{V}$ to 14.5V	25°C	85	120		dB
		$V_S = \pm 16\text{V}$, $V_{CM} = -16\text{V}$ to 14V	Full	80			
OUTPUT							
A_{OL}	Open-Loop Voltage Gain	$R_L = 10\text{k}\Omega$, $V_O = (V-) + 0.6\text{V}$ to $(V+) - 0.6\text{V}$	25°C	105	120		dB
			Full	100			
V_{OH}	Output Swing	$V_S = \pm 16\text{V}$, $R_L = 10\text{k}\Omega$	25°C	15.7			V
Full			15.6				
V_{OL}			25°C			-15.7	V
			Full			-15.6	
I_{SC}	Short-circuit current ^{(6) (7)}	$V_S = \pm 5\text{V}$	25°C	15	43		mA
			Full	10			
FREQUENCY RESPONSE							
SR	Slew Rate ⁽⁸⁾	$G = +1$, $C_L = 100\text{pF}$	25°C		15		$\text{V}/\mu\text{s}$
GBW	Gain-Bandwidth Product		25°C		3.8		MHz
t_S	Settling Time, 0.01%	$V_S = \pm 2.5\text{V}$, $G = +1$, $C_L = 100\text{pF}$, Step = 2V	25°C		1.5		μs
PM	Phase Margin	$V_S = 32\text{V}$, $R_L = 10\text{k}$, $C_L = 100\text{pF}$	25°C		60		°
GM	Gain Margin	$V_S = 32\text{V}$, $R_L = 10\text{k}$, $C_L = 100\text{pF}$	25°C		15		dB
t_{OR}	Overload Recovery Time	$V_{IN} \cdot \text{Gain} \geq V_S$, $G = 11$	25°C		0.5		μs
t_{ON}	Turn On Time		25°C		8.5		μs
NOISE							
E_n	Input Voltage Noise	$f = 0.1\text{Hz}$ to 10Hz , $V_S = \pm 2.5\text{V}$	25°C		13.5		μV_{pp}
e_n	Input Voltage Noise Density	$f = 1\text{kHz}$	25°C		30		$\text{nV}/\sqrt{\text{Hz}}$

NOTE:

- (1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.
- (4) Positive current corresponds to current flowing into the device.
- (5) This parameter is ensured by design and/or characterization and is not tested in production.
- (6) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $PD = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.
- (7) Short circuit test is a momentary test.
- (8) Number specified is the slower of positive and negative slew rates.
- (9) Specified by characterization only.

7.5 TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At $T_A = +25^\circ\text{C}$, $V_S = \pm 16\text{V}$, $R_L = 10\text{k}\Omega$ connected to $V_S/2$, $V_{OUT} = V_S/2$, unless otherwise noted.




Figure 1. Supply Voltage vs Quiescent Current




Figure 2. SMALL-SIGNAL STEP RESPONSE




Figure 3. SMALL-SIGNAL STEP RESPONSE




Figure 4. LARGE-SIGNAL STEP RESPONSE




Figure 5. LARGE-SIGNAL STEP RESPONSE




Figure 6. Positive Overload Recovery

TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At $T_A = +25^\circ\text{C}$, $V_S = \pm 16\text{V}$, $R_L = 10\text{k}\Omega$ connected to $V_S/2$, $V_{OUT} = V_S/2$, unless otherwise noted.




Figure 7. Negative Overload Recovery




Figure 8. Positive Overload Recovery





Figure 9. Negative Overload Recovery

8 PACKAGE OUTLINE DIMENSIONS


SOP8⁽²⁾


RECOMMENDED LAND PATTERN (Unit: mm)

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾		1.750		0.069
A ₁	0.100	0.250	0.004	0.010
A ₂	1.250	1.450	0.049	0.057
A ₃	0.25		0.010	
b _p	0.360	0.490	0.014	0.019
c	0.190	0.250	0.007	0.010
D ⁽¹⁾	4.800	5.000	0.190	0.200
E ⁽¹⁾	3.800	4.000	0.150	0.160
H _E	5.800	6.200	0.228	0.244
e	1.270		0.050	
L	1.05		0.041	
L _p	0.400	1.000	0.016	0.039
Q	0.600	0.700	0.024	0.028
Z	0.300	0.700	0.012	0.028
y	0.1		0.004	
θ	0°	8°	0°	8°

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. This drawing is subject to change without notice.

TSSOP14 (2)

RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾		1.100		0.043
A ₁	0.050	0.150	0.002	0.006
A ₂	0.800	0.950	0.031	0.037
A ₃	0.25		0.010	
b _p	0.190	0.300	0.007	0.012
c	0.100	0.200	0.004	0.008
D ⁽¹⁾	4.900	5.100	0.193	0.201
E ⁽¹⁾	4.300	4.500	0.169	0.177
H _E	6.200	6.600	0.244	0.260
e	0.650		0.026	
L	1		0.039	
L _P	0.500	0.750	0.020	0.030
Q	0.300	0.400	0.012	0.016
Z	0.380	0.720	0.015	0.028
y	0.1		0.004	
θ	0°	8°	0°	8°

NOTE:


1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. This drawing is subject to change without notice.

9 TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOP8	13"	12.4	6.40	5.40	2.10	4.0	8.0	2.0	12.0	Q1
TSSOP14	13"	12.4	6.95	5.60	1.20	4.0	8.0	2.0	12.0	Q1

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu Runic Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with Runic products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) Runic and the Runic logo are registered trademarks of Runic INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.