

# RS1GT08-Q1 Single 2-Input Positive-AND Gate

## 1 FEATURES

- **Qualified for Automotive Applications**
- **AEC-Q100 Qualified with the Grade 1**
- **Operating Voltage Range: 2.0V to 5.5V**
- **Low Power Consumption: 1μA (Max)**
- **Operating Temperature Range: -40°C to 125°C**
- **Inputs Are TTL-Voltage Compatible**
- **High Output Drive: ±32mA at V<sub>CC</sub>=5.0V**
- **Micro SIZE PACKAGES: SC70-5**

## 2 APPLICATIONS

- **Fully Qualified for Automotive Applications**
- **Automotive Infotainment and Cluster**
- **Automotive Zonal & Body Domain Controller**
- **Automotive HEV/powertrain**
- **HEV/EV Battery Management System (BMS)**

## 3 DESCRIPTIONS

The RS1GT08-Q1 single 2-input positive-AND gate is designed for 2.0 to 5.5V V<sub>CC</sub> operation.


The RS1GT08-Q1 device performs the Boolean function  $Y = A \cdot B$  or  $Y = \overline{A} + \overline{B}$  in positive logic. The device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The RS1GT08-Q1 is available in Green SC70-5 packages. It operates over an ambient temperature range of -40°C to 125°C.

### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS1GT08-Q1	SC70-5	2.10mm×1.25mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



## 4 FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	H	H
L	H	L
H	L	L
L	L	L

$Y = A \cdot B$

H=High Voltage Level

L=Low Voltage Level

## Table of Contents

<b>1 FEATURES</b>	1
<b>2 APPLICATIONS</b>	1
<b>3 DESCRIPTIONS</b>	1
<b>4 FUNCTION TABLE</b>	1
<b>5 REVISION HISTORY</b>	3
<b>6 PACKAGE/ORDERING INFORMATION <sup>(1)</sup></b>	4
<b>7 PIN CONFIGURATIONS</b>	5
<b>8 SPECIFICATIONS</b>	6
8.1 Absolute Maximum Ratings <sup>(1)</sup>	6
8.2 ESD Ratings	6
<b>9 ELECTRICAL CHARACTERISTICS</b>	7
9.1 Recommended Operating Conditions	7
9.2 DC Characteristics	7
9.3 AC Characteristics	8
<b>10 PARAMETER MEASUREMENT INFORMATION</b>	9
<b>11 DETAILED DESCRIPTION</b>	10
11.1 Overview	10
11.2 Functional Block Diagram	10
11.3 Feature Description	10
<b>12 APPLICATION AND IMPLEMENTATION</b>	11
12.1 Application Information	11
12.2 Design Requirements	11
<b>13 POWER SUPPLY RECOMMENDATIONS</b>	11
<b>14 LAYOUT</b>	12
14.1 Layout Guidelines	12
14.2 Layout Example	12
<b>15 PACKAGE OUTLINE DIMENSIONS</b>	13
<b>16 TAPE AND REEL INFORMATION</b>	14

## 5 REVISION HISTORY

Note: Page numbers for previous revisions may differ from page numbers in the current version.

Version	Change Date	Change Item
A.0	2024/07/18	Preliminary version completed
A.1	2025/05/08	Initial version completed


## 6 PACKAGE/ORDERING INFORMATION <sup>(1)</sup>

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	Lead finish/Ball material <sup>(2)</sup>	MSL Peak Temp <sup>(3)</sup>	PACKAGE MARKING <sup>(4)</sup>	PACKAGE OPTION
RS1GT08-Q1	RS1GT08XC5-Q1	-40°C ~125°C	SC70-5 <sup>(5)</sup>	NIPDAUAG	MSL1-260°-Unlimited	1GT08	Tape and Reel,3000

NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) Lead finish/Ball material. Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (3) Runic classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F, Please align with Runic if your end application is quite critical to the preconditioning setting or if you have special requirement.
- (4) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.
- (5) Equivalent to SOT353.

## 7 PIN CONFIGURATIONS



## PIN DESCRIPTION

PIN	NAME	I/O <sup>(1)</sup>	FUNCTION
SC70-5			
1	A	I	Input
2	B	I	Input
3	GND	P	Ground
4	Y	O	Output
5	V <sub>CC</sub>	P	Power pin

(1) I=input, O=output, P=power.

## 8 SPECIFICATIONS

### 8.1 Absolute Maximum Ratings <sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted) <sup>(1) (2)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
V <sub>I</sub>	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
V <sub>O</sub>	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>		-0.5	6.5	V
V <sub>O</sub>	Voltage range applied to any output in the high or low state <sup>(2) (3)</sup>		-0.5	V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> <0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> <0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
θ <sub>JA</sub>	Package thermal impedance <sup>(4)</sup>	SC70-5		380	°C/W
T <sub>J</sub>	Junction temperature <sup>(5)</sup>		-65	150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V<sub>CC</sub> is provided in the Recommended Operating Conditions table.
- (4) The package thermal impedance is calculated in accordance with JEDEC-51.
- (5) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, R<sub>θJA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(MAX)</sub> - T<sub>A</sub>) / R<sub>θJA</sub>. All numbers apply for packages soldered directly onto a PCB.

### 8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-Body Model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
		Charged-Device Model (CDM), per AEC Q100-011	±1000	V
		Latch-Up (LU), per AEC Q100-004	±100	mA

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



#### ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9 ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (TYP values are at  $T_A = +25^\circ\text{C}$ , Full= $-40^\circ\text{C}$  to  $125^\circ\text{C}$ , unless otherwise noted.) <sup>(1)</sup>

### 9.1 Recommended Operating Conditions

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
Supply voltage	$V_{CC}$	Operating	2.0	5.5	V
High-level input voltage	$V_{IH}$	$V_{CC}=2.0\text{V}$	1.0		V
		$V_{CC}=3.3\text{V}$	1.5		
		$V_{CC}=4.5\text{V to } 5.5\text{V}$	2.0		
Low-level input voltage	$V_{IL}$	$V_{CC}=2.0\text{V}$		0.3	V
		$V_{CC}=3.3\text{V}$		0.55	
		$V_{CC}=4.5\text{V to } 5.5\text{V}$		0.8	
Input voltage	$V_I$		0	5.5	V
Output voltage	$V_O$		0	$V_{CC}$	V
Input transition rise or fall	$\Delta t/\Delta v$	$V_{CC}=2.0\text{V to } 5.5\text{V}$		5	ns/V
Operating temperature	$T_A$		-40	125	$^\circ\text{C}$

(1) All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation.

### 9.2 DC Characteristics

PARAMETER		TEST CONDITIONS	$V_{CC}$	TEMP	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
$V_{OH}$		$I_{OH} = -100\mu\text{A}$	2.0V to 5.5V	Full	$V_{CC}-0.1$			V
		$I_{OH} = -8\text{mA}$	2.0		1.6			
		$I_{OH} = -24\text{mA}$	3.3		2.5			
		$I_{OH} = -32\text{mA}$	4.5V		3.8			
			5V		4.2			
			5.5V		4.8			
$V_{OL}$		$I_{OL} = 100\mu\text{A}$	2.0V to 5.5V	Full			0.1	V
		$I_{OH} = 8\text{mA}$	2.0				0.45	
		$I_{OH} = 24\text{mA}$	3.3				0.55	
		$I_{OL} = 32\text{mA}$	4.5V				0.55	
			5V				0.5	
			5.5V				0.45	
$I_I$	A or B inputs	$V_I=5.5\text{V or GND}$	0V to 5.5V	$+25^\circ\text{C}$		$\pm 0.1$	$\pm 1$	$\mu\text{A}$
				Full			$\pm 5$	
$I_{off}$		$V_I \text{ or } V_O=5.5\text{V}$	0V	$+25^\circ\text{C}$		$\pm 0.1$	$\pm 1$	$\mu\text{A}$
				Full			$\pm 10$	
$I_{CC}$		$V_I=5.5\text{V or GND, } I_O=0$	2.0V to 5.5V	$+25^\circ\text{C}$		0.1	1	$\mu\text{A}$
				Full			10	
ICCT		One input at 3.4V, Other inputs at $V_{CC}$ or GND	5.5V	Full			500	$\mu\text{A}$
$C_i$ (Input Capacitance)		$V_{CC}=0\text{V, } f=10\text{MHz}$	0V	$+25^\circ\text{C}$		6		pF

(1) All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation.

(2) Limits are 100% production tested at  $25^\circ\text{C}$ . Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

### 9.3 AC Characteristics


PARAMETER	SYMBOL	TEST CONDITIONS		MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
Propagation Delay	$t_{pd}$	$V_{CC}=2.0V\pm0.2V$	$C_L=30pF, R_L=500\Omega$	7.5		23.2	ns
		$V_{CC}=3.3V\pm0.3V$	$C_L=50pF, R_L=500\Omega$	6.4		20.1	
		$V_{CC}=5V\pm0.5V$	$C_L=50pF, R_L=500\Omega$	2.2		6.7	
Power dissipation capacitance	$C_{pd}$	$V_{CC}=5V$	$f=10MHz$		22		pF

(1) All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation.

(2) This parameter is ensured by design and/or characterization and is not tested in production.


(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

## 10 PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_{LOAD}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	INPUTS		$V_M$	$V_{LOAD}$	$C_L$	$R_L$	$V_{\Delta}$
	$V_I$	$t_r/t_f$					
$2.0V \pm 0.2V$	$V_{CC}$	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	30pF	500 $\Omega$	0.15V
$3.3V \pm 0.3V$	3V	$\leq 2.5ns$	1.5V	6V	50pF	500 $\Omega$	0.3V
$5V \pm 0.5V$	$V_{CC}$	$\leq 2.5ns$	$V_{CC}/2$	$2 \times V_{CC}$	50pF	500 $\Omega$	0.3V



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50\Omega$ .
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.


**Figure 1. Load Circuit and Voltage Waveforms**

## 11 DETAILED DESCRIPTION

### 11.1 Overview

The RS1GT08-Q1 device is a single 2-input positive-AND gate. The device performs the Boolean AND function ( $Y=A \bullet B$  or  $Y=\overline{\overline{A} + \overline{B}}$ ) in positive logic. Low  $I_{CC}$  current allows this device to be used in power sensitive or battery-powered applications. Robust inputs allow the device to up-translate with a propagation delay of 4.1 ns.

### 11.2 Functional Block Diagram



### 11.3 Feature Description

- The  $V_{CC}$  for the device is optimized at 5 V.
- The inputs accept  $V_{IH}$  levels of 2 V.
- Output ringing is minimized by slow edge rates.
- Inputs are TTL-Voltage compatible.

## **12 APPLICATION AND IMPLEMENTATION**

Information in the following applications sections is not part of the Runic component specification, and Runic does not warrant its accuracy or completeness. Runic's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### **12.1 Application Information**

The RS1GT08-Q1 device is a single AND gate, which is often used for many common functions like power sequencing or an on LED indicator. Because the device is configured to output LOW unless all inputs are HIGH, an LED tied to the output of the device will only turn HIGH when all systems connected are sending a HIGH, or ready signal.

### **12.2 Design Requirements**

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads, so routing and load conditions must be considered to prevent ringing.

## **13 POWER SUPPLY RECOMMENDATIONS**

The power supply pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1uF capacitor is recommended and if there are multiple V<sub>CC</sub> terminals then 0.01uF or 0.022uF capacitors are recommended for each power terminal. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1μF and 1μF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible.

## 14 LAYOUT

### 14.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally, they will be tied to GND or  $V_{CC}$  whichever make more sense or is more convenient.

### 14.2 Layout Example








Figure 2. Layout Diagram

## 15 PACKAGE OUTLINE DIMENSIONS

### SC70-5 <sup>(4)</sup>



**RECOMMENDED LAND PATTERN (Unit: mm)**



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A <sup>(1)</sup>	0.850	1.050	0.033	0.041
A1	0.000	0.100	0.000	0.004
A2	0.800	1.000	0.031	0.039
b	0.150	0.350	0.006	0.014
c	0.080	0.150	0.003	0.006
D <sup>(1)</sup>	2.020	2.120	0.079	0.084
E <sup>(1)</sup>	1.250	1.350	0.049	0.053
E1	2.200	2.400	0.087	0.094
e	0.650(BSC) <sup>(2)</sup>		0.026(BSC) <sup>(2)</sup>	
e1	1.300(BSC) <sup>(2)</sup>		0.051(BSC) <sup>(2)</sup>	
L	0.280	0.380	0.011	0.015
L1	0.500(REF) <sup>(3)</sup>		0.020(REF) <sup>(3)</sup>	
θ	0°	8°	0°	8°


**NOTE:**

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. REF is the abbreviation for Reference.
4. This drawing is subject to change without notice.

## 16 TAPE AND REEL INFORMATION

### REEL DIMENSIONS

### TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

### KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SC70-5	7"	9.5	2.25	2.55	1.20	4.0	4.0	2.0	8.0	Q3

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

## **IMPORTANT NOTICE AND DISCLAIMER**

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.